
//low power clk_gate 
module clk_gate(
	input wire en ,
	input wire clk_in ,
	output logic clk_o 
);
	logic not_gate ;

	assign not_gate = (~clk_in) ? en : not_gate ;
	assign clk_o = clk_in & not_gate
	 ;
endmodule : clk_gate